NXP Semiconductors /MIMXRT1021 /IOMUXC /SW_MUX_CTL_PAD_GPIO_EMC_33

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_EMC_33

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_EMC_33 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: SEMC_DATA09 of instance: semc

1 (ALT1): Select mux mode: ALT1 mux port: QTIMER1_TIMER1 of instance: qtimer1

2 (ALT2): Select mux mode: ALT2 mux port: LPUART4_RX of instance: lpuart4

3 (ALT3): Select mux mode: ALT3 mux port: SAI3_TX_BCLK of instance: sai3

4 (ALT4): Select mux mode: ALT4 mux port: LPSPI4_PCS0 of instance: lpspi4

5 (ALT5): Select mux mode: ALT5 mux port: GPIO3_IO01 of instance: gpio3

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_EMC_33

Links

() ()